


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "( self-test&lt;in&gt;metadata ) &lt;and&gt; ( microprocessor&lt;in&gt;metadata )"

Your search matched 202 of 1137806 documents.

e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

( self-test&lt;in&gt;metadata ) &lt;and&gt; ( microprocessor&lt;in&gt;metadata )

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select

Article Information

View: 1-25 |



1. Implementation and evaluation of microinstruction controlled self test using a masked microinstruction  
Nozuyama, Y.; Nishimura, A.; Iwamura, J.;  
Test Conference, 1989. Proceedings. 'Meeting the Tests of Time', International  
29-31 Aug. 1989 Page(s):625 - 632

[AbstractPlus](#) | Full Text: [PDF](#)(628 KB) IEEE CNF

2. Modular BIST concept for microprocessors  
Ritter, H.C.; Schwair, T.M.;  
Computer Design: VLSI in Computers and Processors, 1990. ICCD '90. Proceedings., 1990 IEEE International  
17-19 Sept. 1990 Page(s):234 - 237

[AbstractPlus](#) | Full Text: [PDF](#)(356 KB) IEEE CNF

3. The PowerPC 603 microprocessor: an array built-in self test mechanism  
Hunter, C.; Slaton, J.; Eno, J.; Jessani, R.; Dietz, C.;  
Test Conference, 1994. Proceedings., International  
2-6 Oct. 1994 Page(s):388 - 394

[AbstractPlus](#) | Full Text: [PDF](#)(548 KB) IEEE CNF

4. Implementing a self-testing 8051 microprocessor  
Cota, E.F.; Krug, M.R.; Lubaszewski, M.; Carro, L.; Susin, A.A.;  
Integrated Circuits and Systems Design, 1999. Proceedings. XII Symposium on  
29 Sept.-2 Oct. 1999 Page(s):202 - 205

[AbstractPlus](#) | Full Text: [PDF](#)(24 KB) IEEE CNF

5. FRITS - a microprocessor functional BIST method  
Parvathala, P.; Maneparambil, K.; Lindsay, W.;  
Test Conference, 2002. Proceedings. International  
7-10 Oct. 2002 Page(s):590 - 598

[AbstractPlus](#) | Full Text: [PDF](#)(593 KB) IEEE CNF

6. International Test Conference 1988 Proceedings - New Frontiers In Testing (Cat. No.88CH2610-4)  
Test Conference, 1988. Proceedings. 'New Frontiers in Testing', International  
12-14 Sept. 1988

[AbstractPlus](#) | Full Text: [PDF](#)(28 KB) IEEE CNF

7. Test concept and experimental validation of the use of built-in-test to simplify conducted susceptibility

advanced technology integrated circuits and printed circuit boards

Daher, J.K.; Santamaria, J.C.; Herkert, R.M.;

Electromagnetic Compatibility, 1990. Symposium Record. 1990 IEEE International Symposium on  
21-23 Aug. 1990 Page(s):113 - 117

[AbstractPlus](#) | Full Text: [PDF](#)(392 KB) IEEE CNF



8. Realization of an efficient design verification test used on a microinstruction controlled self test  
Nozuyama, Y.;

Test Conference, 1990. Proceedings., International  
10-14 Sept. 1990 Page(s):327 - 336

[AbstractPlus](#) | Full Text: [PDF](#)(752 KB) IEEE CNF



9. IBM single chip RISC processor (RSC)

Moore, C.R.; Balser, D.M.; Muhich, J.S.; East, R.E.;

Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings., IEEE 1992 International  
11-14 Oct. 1992 Page(s):200 - 204

[AbstractPlus](#) | Full Text: [PDF](#)(420 KB) IEEE CNF



10. A three-million-transistor microprocessor

Abu-Nofal, F.; Avra, R.; Bhabuthmal, K.; Bhamidipaty, R.; Blanck, G.; Charnas, A.; DeVecchio, P.; Grass, J.;  
N.; Haber, G.; Hunt, J.; Kizhepat, G.; Malamy, A.; Marston, A.; Mehta, K.; Nanda, S.; Van Nguyen, H.; Patel, I  
J.; Rogers, A.; Rusu, S.; Shay, T.; Sidharta, I.; Tham, T.; Tong, P.; Trauben, R.; Wong, A.; Yee, D.; Maan, N.;  
L.;

Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, 1992 IEEE International  
19-21 Feb. 1992 Page(s):108 - 109, 257

[AbstractPlus](#) | Full Text: [PDF](#)(272 KB) IEEE CNF



11. Interface techniques for embedding custom mega cells in a gate array

Ashby, L.R.;

Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993  
9-12 May 1993 Page(s):23.5.1 - 23.5.4

[AbstractPlus](#) | Full Text: [PDF](#)(460 KB) IEEE CNF



12. Built-in self-testing of micropipelines

Petlin, O.A.; Furber, S.B.;

Advanced Research in Asynchronous Circuits and Systems, 1997. Proceedings., Third International Symposi  
7-10 April 1997 Page(s):22 - 29

[AbstractPlus](#) | Full Text: [PDF](#)(724 KB) IEEE CNF



13. 1.38 cm<sup>2</sup> 550 MHz microprocessor with multimedia extensions

Jain, A.K.; Preston, R.P.; Bannon, P.J.; Bertone, M.S.; Blake-Campos, R.P.; Bouchard, G.A.; Brasili, D.S.; Ca  
R.W.; Clark, K.M.; Kobayashi, S.; Lilly, B.P.; Mehta, S.; Miller, B.S.; Mueller, R.O.; Olesin, A.; Saito, Y.; Yalala  
Solid-State Circuits Conference, 1997. Digest of Technical Papers. 44th ISSCC., 1997 IEEE International  
6-8 Feb. 1997 Page(s):174 - 175, 451

[AbstractPlus](#) | Full Text: [PDF](#)(628 KB) IEEE CNF



14. Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat.  
Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings., International Conferen  
5-7 Oct. 1998

[AbstractPlus](#) | Full Text: [PDF](#)(488 KB) IEEE CNF



15. Native mode functional test generation for processors with applications to self test and design valida  
Jian Shen; Abraham, J.A.;

Test Conference, 1998. Proceedings. International  
18-23 Oct. 1998 Page(s):990 - 999

[AbstractPlus](#) | Full Text: [PDF](#)(904 KB) IEEE CNF

- ☐ 16. **Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (No.99CB37040)**  
Computer Design, 1999. (ICCD '99) International Conference on  
10-13 Oct. 1999  
[AbstractPlus](#) | Full Text: [PDF\(428 KB\)](#) IEEE CNF
- ☐ 17. **Reducing test data volume using external/LBIST hybrid test patterns**  
Das, D.; Touba, N.A.;  
Test Conference, 2000. Proceedings. International  
3-5 Oct. 2000 Page(s):115 - 122  
[AbstractPlus](#) | Full Text: [PDF\(616 KB\)](#) IEEE CNF
- ☐ 18. **Test program synthesis for path delay faults in microprocessor cores**  
Wei-Cheng Lai; Krstic, A.; Kwang-Ting Cheng;  
Test Conference, 2000. Proceedings. International  
3-5 Oct. 2000 Page(s):1080 - 1089  
[AbstractPlus](#) | Full Text: [PDF\(852 KB\)](#) IEEE CNF
- ☐ 19. **DEFUSE: a deterministic functional self-test methodology for processors**  
Chen, L.; Dey, S.;  
VLSI Test Symposium, 2000. Proceedings. 18th IEEE  
30 April-4 May 2000 Page(s):255 - 262  
[AbstractPlus](#) | Full Text: [PDF\(88 KB\)](#) IEEE CNF
- ☒ 20. **On the test of microprocessor IP cores**  
Como, F.; Sonza Reorda, M.; Squillero, G.; Violante, M.;  
Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings  
13-16 March 2001 Page(s):209 - 213  
[AbstractPlus](#) | Full Text: [PDF\(404 KB\)](#) IEEE CNF
- ☐ 21. **99% AC test coverage using only LBIST on the 1 GHz IBM S/390 zSeries 900 Microprocessor**  
Kusko, M.P.; Robbins, B.J.; Koprowski, T.J.; Huott, W.V.;  
Test Conference, 2001. Proceedings. International  
30 Oct.-1 Nov. 2001 Page(s):586 - 592  
[AbstractPlus](#) | Full Text: [PDF\(434 KB\)](#) IEEE CNF
- ☐ 22. **Virtual-scan: a novel approach for software-based self-testing of microprocessors**  
Dimitrakopoulos, G.; Kavousianos, X.; Nikolos, D.;  
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  
Volume 5, 25-28 May 2003 Page(s):V-237 - V-240 vol.5  
[AbstractPlus](#) | Full Text: [PDF\(353 KB\)](#) IEEE CNF
- ☐ 23. **Reflections on the Pentium division bug**  
Blum, M.; Wasserman, H.;  
Computers, IEEE Transactions on  
Volume 45, Issue 4, April 1996 Page(s):385 - 393  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(940 KB\)](#) IEEE JNL
- ☐ 24. **A tool for hierarchical test generation**  
Kruger, G.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 10, Issue 4, April 1991 Page(s):519 - 524  
[AbstractPlus](#) | Full Text: [PDF\(544 KB\)](#) IEEE JNL
- ☐ 25. **A testability strategy for microprocessor architecture**  
Cathoor, F.; van Sas, J.; Inze, L.; De Man, H.;  
Design & Test of Computers, IEEE

Volume 6, Issue 2, April 1989 Page(s):18 - 34

[AbstractPlus](#) | Full Text: [PDF](#)(1148 KB) IEEE JNL



View: 1-25 | ;

Indexed by  
 Inspec

[Help](#) [Contact Us](#) [Privacy](#)  
© Copyright 2005 IE